DS05-11317-3E

MEMORY cmos 4 M × 4 BIT HYPER PAGE MODE DYNAMIC RAM

MB81V17405B-50/-60/-50L/-60L

CMOS 4,194,304 × 4 Bit Hyper Page Mode Dynamic RAM

DESCRIPTION

The Fujitsu MB81V17405B is a fully decoded CMOS Dynamic RAM (DRAM) that contains 16,777,216 memory cells accessible in 4-bit increments. The MB81V17405B features a "hyper page" mode of operation whereby high-speed random access of up to 2,048 × 4 bits of data within the same row can be selected. The MB81V17405B DRAM is ideally suited for mainframe, buffers, hand-held computers video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB81V17405B is very small, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.


The MB81V17405B is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon and two-layer aluminum process. This process, coupled with advanced stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB81V17405B are not critical and all inputs are LVTTL compatible.

■ PRODUCT LINE & FEATURES

	Paramete		MB81V17405B							
	raramete		-50	-50L	-60	-60L				
RAS Access Time			50 ns	max.	60 ns max.					
Random Cycl	Random Cycle Time			s min.	104 ns min.					
Address Acce	ddress Access Time			max.	30 ns max.					
CAS Access	Access Time		AS Access Time		13 ns	max.	15 ns	max.		
Hyper Page N	Mode Cycle	Time	20 ns	s min.	25 ns	min.				
	Operating	Current	432 m\	W max.	360 m ¹	W max.				
Low Power Dissipation	Standby	LVTTL level	3.6 mW max.	3.6 mW max.	3.6 mW max.	3.6 mW max.				
2 iooipation	Current	CMOS level	1.8 mW max.	0.54 mW max.	1.8 mW max.	0.54 mW max.				

- 4,194,304 words $\times 4$ bits organization
- Silicon gate, CMOS, Advanced stacled Capacitor Cell
- All input and output are LVTTL compatible
- 2048 refresh cycles every 32.8 ms
- Self refresh function (Low power version)
- Early write or OE controlled write capability
- RAS-only, CAS-before-RAS, or Hidden Refresh
- Hyper Page Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance
- Standard and low power versions


■ PACKAGE




Package and Ordering Information

- 26-pin plastic (300 mil) SOJ, order as MB81V17405B-xxPJ
- 26-pin plastic (300 mil) TSOP-II with normal bend leads, order as MB81V17405B-xxPFTN and MB81V17405B-xxLPFTN (Low Power)

■ PIN ASSIGNMENTS AND DESCRIPTIONS



Designator	Function
DQ1 to DQ4	Data Input/ Output
WE	Write enable
RAS	Row address strobe
A ₀ to A ₁₀	Address inputs
Vcc	+3.3 volt power supply
ŌĒ	Output enable
CAS	Column address strobe
Vss	Circuit ground
N.C.	No connection



■ FUNCTIONAL TRUTH TABLE

Operation Mode	Clock Input			Addres	ss Input	Input	Data	Refresh	Note	
Operation Mode	RAS	CAS	WE	OE	Row	Column	Input	Output	Kellesii	Note
Standby	Н	Н	Х	Х	_	_	_	High-Z	_	
Read Cycle	L	L	Н	L	Valid	Valid	_	Valid	Yes*	trcs ≥ trcs (min)
Write Cycle (Early Write)	L	L	L	Х	Valid	Valid	Valid	High-Z	Yes*	twcs ≥ twcs (min)
Read-Modify- Write Cycle	L	L	H→L	L→H	Valid	Valid	Valid	Valid	Yes*	
RAS-only Refresh Cycle	L	Н	Х	Х	Valid	Х	_	High-Z	Yes	
CAS-before- RAS Refresh Cycle	L	L	Н	х	Х	х	_	High-Z	Yes	tcsr ≥ tcsr (min)
Hidden Refresh Cycle	H→L	L	Н→Х	L	Х	Х	_	Valid	Yes	Previous data is kept.

X: "H" or "L"

■ FUNCTIONAL OPERATION

ADDRESS INPUTS

Twenty-two input bits are required to decode any four of 16,777,216 cell addresses in the memory matrix. Since only twelve address bits (A_0 to A_{10}) are available, the row and column inputs are separately strobed by \overline{RAS} and \overline{CAS} as shown in Figure 1. First, twelve row address bits are input on pins A_0 -through- A_{10} and latched with the row address strobe (\overline{RAS}) then, ten column address bits are input and latched with the column address strobe (\overline{CAS}). Both row and column addresses must be stable on or before the falling edge of \overline{RAS} and \overline{CAS} , respectively. The address latches are of the flow-through type; thus, address information appearing after transfer to automatically treated as the column address.

WRITE ENABLE

The read or write mode is determined by the logic state of WE. When WE is active Low, a write cycle is initiated; when WE is High, a read cycle is selected. During the read mode, input data is ignored.

DATA INPUTS

Input data is written into memory in either of three basic ways: an early write cycle, an \overline{OE} (delayed) write cycle, and a read-modify-write cycle. The falling edge of \overline{WE} or \overline{CAS} , whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data ($\overline{DQ_1}$ to $\overline{DQ_4}$) is strobed by \overline{CAS} and the setup/hold times are referenced to \overline{CAS} because \overline{WE} goes Low before \overline{CAS} . In a delayed write or a read-modify-write cycle, \overline{WE} goes Low after \overline{CAS} ; thus, input data is strobed by \overline{WE} and all setup/hold times are referenced to the write-enable signal.

DATA OUTPUTS

The three-state buffers are LVTTL compatible with a fanout of one TTL load. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs and High-Z state are obtained under the following conditions:

trac: from the falling edge of RAS when trcd (max) is satisfied.

tcac: from he falling edge of CAS when tRCD is greater than tRCD (max).

^{* :} It is impossible in Hyper Page Mode.

taa : from column address input when trad is greater than trad (max), and trcd (max) is satisfied.

toea: from the falling edge of OE when OE is brought Low after trac, tcac, or taa.

toez: from OE inactive.

toff: from \overline{CAS} inactive while \overline{RAS} inactive. toff: from \overline{RAS} inactive while \overline{CAS} inactive. twez: from \overline{WE} active while \overline{CAS} inactive.

The data remains valid before either \overline{OE} is inactive, or both \overline{RAS} and \overline{CAS} are inactive, or \overline{CAS} is reactived. When an early write is execute, the output buffers remain in a high-impedance state during the entire cycle.

HYPER PAGE MODE OPERATION

The hyper page mode of operation provides faster memory access and lower power dissipation. The hyper page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions, \overline{RAS} is held Low for all contiguous memory cycles in which row addresses are common. For each page of memory (with column address locations), any of 2,048×4 bits can be accessed and, when multiple MB81V17405Bs are used, \overline{CAS} is decoded to select the desired memory page. Hyper page mode operations need not be addressed sequentially and combinations of read, write, and/or read-modify-write cycles are permitted. Hyper page mode features that output remains valid when \overline{CAS} is inactive until \overline{CAS} is reactivated.

■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit
Voltage at Any Pin Relative to Vss	VIN, VOUT	-0.5 to +4.6	V
Voltage of Vcc Supply Relative to Vss	Vcc	-0.5 to +4.6	V
Power Dissipation	P□	1.0	W
Short Circuit Output Current	_	-50 to +50	mA
Operating Temperature	Торе	0 to +70	°C
Storage Temperature	Тѕтс	−55 to +125	°C

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min.	Тур.	Max.	Unit	Ambient Operating Temp.		
Supply Voltage	*1	Vcc	3.0	3.3	3.6	W			
Supply voltage		Vss	0	0	0	V	0°C to +70°C		
Input High Voltage, All Inputs	*1	VIH	2.0	_	Vcc+0.3 V	V	0 0 10 +70 0		
Input Low Voltage, All Inputs*	*1	VIL	-0.3	_	0.8	V			

^{*:} Undershoots of up to -2.0 volts with a pulse width not exceeding 20 ns are acceptable.

WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

■ CAPACITANCE

 $(T_A = 25^{\circ}C, f = 1 \text{ MHz})$

Parameter	Symbol	Тур.	Max.	Unit
Input Capacitance, Ao to A10	C _{IN1}	_	5	pF
Input Capacitance, RAS, CAS, WE, OE	CIN2	_	5	pF
Input/Output Capacitance, DQ1 to DQ4	CDQ	_	7	pF

■ DC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Note 3

							Value			
Parameter		Notes	Symbol	Conditions	Min.	Typ	Max.		Unit	
					IVIII 1.	Тур.	Std power	Low power		
Output High Voltage		*1	Vон	Iон = −2.0 mA	2.4	_	_	_	V	
Output Low Voltage		*1	Vol	IoL = +2.0 mA	_	_	0.4	0.4	V	
Input Leakage Current (Any Input)		lı(L)	$\begin{array}{l} 0 \text{ V} \leq V_{\text{IN}} \leq V_{\text{CC}}; \\ 3.0 \text{ V} \leq V_{\text{CC}} \leq 3.6 \text{ V}; \\ V_{\text{SS}} = 0 \text{ V}; \text{ All other pins} \\ \text{not under test} = 0 \text{ V} \end{array}$	-10	_	10	10	μА		
Output Leakage Curr	rent		I _{DO(L)}	0 V ≤ Voυτ ≤ Vcc; 3.0 V ≤ Vcc ≤ 3.6 V; Data out disabled	-10	_	10	10		
Operating Current (Average Power		MB81V17405B -50/50L	Icc1	RAS & CAS cycling;			120	120	mA	
Supply Current)		MB81V17405B -60/60L	1001	trc = min.			100	100	1117 (
Standby Current	- · / - · · ·		$\overline{RAS} = \overline{CAS} = VIH$			1.0	1.0	mA		
(Power Supply Current)	-2	CMOS Level	Icc2	<u>RAS</u> = <u>CAS</u> ≥ Vcc -0.2 V	_	_	500	150	μΑ	
Refresh Current#1 (Average Power Supply Current)	*2			CAS = V _{IH} , RAS cycling;			120	120	mA	
	2	MB81V17405B -60/60L	1003	trc = min.	_	_	100	100	,	
Hyper Page Mode	*2	MB81V17405B -50/50L	I _{CC4}	RAS = V _I L, CAS cycling;			80	80	mA	
Current		MB81V17405B -60/60L	1004	thpc = min.			70	70	\	
Refresh Current#2 (Average Power	*2	MB81V17405B -50/50L	I _{CC5}	RAS cycling; CAS-before-RAS;		_	120	120	mA	
Supply Current)		MB81V17405B -60/60L	1000	trc = min.			100	100		
Battery Backup Current	*0	MB81V17405B -50/60	ı	RAS cycling; CAS-before-RAS; $t_{RC} = 16 \mu s$ $t_{RAS} = min. to 300 ns$ $v_{IH} \ge v_{CC} - 0.2 v$, $v_{IL} \le 0.2 v$	_	_	1000	_	μΑ	
(Average Power Supply Current)	*2	MB81V17405B -50L/60L	Icc ₆	RAS cycling; CAS-before-RAS; $tRC = 64 \mu s$ tRAS = min. to 300 ns $VIH \ge VCC -0.2 V$, $VIL \le 0.2 V$	_		_	300	μ.,	
Refresh Current#3 (Average Power Supply Current)		MB81V17405B -50L/60L	Icc ₉	RAS = VIL, CAS = VIL Self refresh;	_	_	_	250	μΑ	

■ AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notse 3, 4, 5


No.	Parameter	Notes	Symbol		17405B /50L		17405B /60L	Unit
				Min.	Max.	Min.	Max.	
4	Time hatusan Dafrach	Std power		_	32.8	_	32.8	
1	Time between Refresh	Low power	t ref	_	128	_	128	ms
2	Random Read/Write Cycle Time		trc	84	_	104	_	ns
3	Read-Modify-Write Cycle Time		t RWC	114	_	138	_	ns
4	Access Time from RAS	*6,9	t RAC	_	50	_	60	ns
5	Access Time from CAS	*7,9	tcac	_	13	_	15	ns
6	Column Address Access Time	*8,9	t AA	_	25	_	30	ns
7	Output Hold Time		tон	3	_	3	_	ns
8	Output Hold Time from CAS		tонс	3	_	3	_	ns
9	Output Buffer Turn On Delay Time		ton	0	_	0	_	ns
10	Output Buffer Turn Off Delay Time	*10	t off	_	13	_	15	ns
11	Output Buffer Turn Off Delay Time from RAS	*10	tofr	_	13	_	15	ns
12	Output Buffer Turn Off Delay Time from WE	*10	twez	_	13	_	15	ns
13	Transition Time		tт	1	50	1	50	ns
14	RAS Precharge Time		t RP	30	_	40	_	ns
15	RAS Pulse Width		t ras	50	100000	60	100000	ns
16	RAS Hold Time		t RSH	13	_	15	_	ns
17	CAS to RAS Precharge Time	*21	t CRP	5	_	5	_	ns
18	RAS to CAS Delay Time	*11,12,22	t RCD	11	37	14	45	ns
19	CAS Pulse Width		tcas	7	_	10	_	ns
20	CAS Hold Time		t csH	38	_	40	_	ns
21	CAS Precharge Time (Normal)	*19	t CPN	7	_	10	_	ns
22	Row Address Setup Time		tasr	0	_	0	_	ns
23	Row Address Hold Time		t RAH	7	_	10	_	ns
24	Column Address Setup Time		t asc	0	_	0	_	ns
25	Column Address Hold Time		t CAH	7	_	10	_	ns
26	Column Address Hold Time from RAS	3	tar	18	_	24	_	ns
27	RAS to Column Address Delay Time	*13	t RAD	9	25	12	30	ns
28	Column Address to RAS Lead Time		t ral	25	_	30	_	ns
			l		1		1	
29	Column Address to CAS Lead Time		t CAL	18	_	23	_	ns


No.	Parameter	Notes	Symbol		/17405B /50L		/17405B /60L	Unit
				Min.	Max.	Min.	Max.	
31	Read Command Hold Time Referenced to RAS	*14	t rrh	0	_	0	_	ns
32	Read Command Hold Time Referenced to CAS	*14	t RCH	0	_	0	_	ns
33	Write Command Setup Time	*15,20	twcs	0	_	0	_	ns
34	Write Command Hold Time		t wcH	7	_	10	_	ns
35	Write Command Hold Time from RAS		twcr	18	_	24	_	ns
36	WE Pulse Width		t wp	7	_	10	_	ns
37	Write Command to RAS Lead Time		trwL	13	_	15	_	ns
38	Write Command to CAS Lead Time		t cwL	7	_	10	_	ns
39	DIN Setup Time		t DS	0	_	0	_	ns
40	DIN Hold Time		tон	7	_	10	_	ns
41	Data Hold Time from RAS		t DHR	18	_	24	_	ns
42	RAS to WE Delay Time	*20	t RWD	65	_	77	_	ns
43	CAS to WE Delay Time	*20	tcwd	28	_	32	_	ns
44	Column Address to WE Delay Time	*20	t awd	40	_	47	_	ns
45	RAS Precharge Time to CAS Active Time (Refresh Cycles)		t RPC	5	_	5	_	ns
46	CAS Setup Time for CAS-before- RAS Refresh		tcsr	0	_	0	_	ns
47	CAS Hold Time for CAS-before-RAS Refresh		t chr	10	_	10	_	ns
48	WE Setup Time from RAS		twsr	0	_	0	_	ns
49	WE Hold Time from RAS		t whr	10	_	10	_	ns
50	Access Time from OE	*9	t oea	_	13	_	15	ns
51	Output Buffer Turn Off Delay from OE	*10	toez	_	13	_	15	ns
52	OE to RAS Lead Time for Valid Data		t oel	5	_	5	_	ns
53	OE to CAS Lead Time		t COL	5	_	5	_	ns
54	OE Hold Time Referenced to WE	*16	t oeh	5	_	5	_	ns
55	OE to Data in Delay Time		t OED	13	_	15	_	ns
56	RAS to Data in Delay Time		t RDD	13	_	15	_	ns
57	CAS to Data in Delay Time		tcdd	13	_	15	_	ns
58	DIN to CAS Delay Time	*17	t dzc	0	_	0	_	ns
59	DIN to OE Delay Time	*17	t DZO	0	_	0	_	ns
60	OE Precharge Time		t oep	5	_	5	_	ns

No.	Parameter	Notes	Symbol		17405B /50L	MB81V -60/	Unit	
				Min.	Max.	Min.	Max.	
61	OE Hold Time Referenced to CAS		t oech	7	_	10	_	ns
62	WE Precharge Time		t wpz	5	_	5	_	ns
63	WE to Date in Delay Time		twed	13	_	15	_	ns
64	Hyper Page Mode RAS Pulse Width		t rasp		100000	_	100000	ns
65	Hyper Page Mode Read/Write Cycle Time		t HPC	20	_	25	_	ns
66	Hyper Page Mode Read-Modify- Write Cycle Time		t HPRWC	59	_	69	_	ns
67	Access Time from CAS Precharge	*9,18	t CPA		30	_	35	ns
68	Hyper Page Mode CAS Precharge Time		t CP	7	_	10	_	ns
69	Hyper Page Mode RAS Hold Time from CAS Precharge		t RHCP	30	_	35	_	ns
70	Hyper Page Mode CAS Precharge to WE Delay Time		t CPWD	45	_	52	_	ns

Notes: *1. Referenced to Vss.

- *2. Icc depends on the output load conditions and cycle rates; the specified values are obtained with the output open. Icc depends on the number of address change as $\overline{RAS} = V_{IL}$, $\overline{CAS} = V_{IH}$ and $V_{IL} > -0.3$ V. Icc1, Icc3 and Icc5 are specified at one time of address change during $\overline{RAS} = V_{IL}$ and $\overline{CAS} = V_{IH}$ Icc2 is specified during $\overline{RAS} = V_{IH}$ and $V_{IL} > -0.3$ V. Icc4 is specified assuming that all column addresses change only one time during each hyper page mode cycle. Icc6 is measured on condition that all address signals are fixed steady state.
- *3. An initial pause (RAS = CAS = V_{IH}) of 200 μs is required after power-up followed by any eight RAS-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- *4. AC characteristics assume $t_T = 2$ ns.
- *5. Input voltage levels are 0 V and 3.0 V, and input reference levels are V_{IH} (min) and V_{IL} (max) for measuring timing of input signals. Also, the transition time (t_T) is measured between V_{IH} (min) and V_{IL} (max). The output reference levels are V_{OH} = 2.0 V and V_{OL} = 0.8 V.
- *6. Assumes that tRCD ≤ tRCD (max), tRAD ≤ tRAD (max). If tRCD is greater than the maximum recommended value shown in this table, tRAD will be increased by the amount that tRCD exceeds the value shown. Refer to Fig. 2 and 3.
- *7. If $trcd \ge trcd$ (max), $trad \ge trad$ (max), and $tasc \ge taa$ tcac $t\tau$ access time is tcac.
- *8. If trad \geq trad (max) and tasc \geq taa tcac tt, access time is taa.
- *9. Measured with a load equivalent to one TTL load and 100 pF.
- *10. toff and toez is specified that output buffer change to high-impedance state.
- *11. Operation within the trcd (max) limit ensures that trac (max) can be met. trcd (max) is specified as a reference point only; if trcd is greater than the specified trcd (max) limit, access time is controlled exclusively by trac or trace.
- *12. t_{RCD} (min) = t_{RAH} (min) + $2t_{T}$ + t_{ASD} (min).
- *13. Operation within the trad (max) limit ensures that trac (max) can be met. trad (max) is specified as a reference point only; if trad is greater than the specified trad (max) limit, access time is controlled exclusively by trac or trad.
- *14. Either trrh or trch must be satisfied for a read cycle.
- *15. twcs is specified as a reference point only. If twcs ≥ twcs (min) the data output pin will remain High-Z state through entire cycle.
- *16. Assumes that twcs < twcs (min).
- *17. Either tozc or tozo must be satisfied.
- *18. tcpa is access time from the selection of a new column address (that is caused by changing CAS from "L" to "H"). Therefore, if tcp is long, tcpa is longer than tcpa (max).
- *19. Assumes that CAS-before-RAS refresh.
- *20. twcs, tcwd, trwd, tawd and tcpwd are not restrictive operating parameters. They are included in the data sheet as an electrical characteristic only. If twcs> twcs (min), the cycle is an early write cycle and DQ pin will maintain high-impedance state thoughout the entire cycle. If tcwd > tcwd (min), trwd > trwd (min), trwd > trwd (min), trwd > tcpwd (min), the cycle is a read-modify-write cycle and data from the selected cell will appear at the DQ pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the DQ pin, and write operation can be executed by satisfying trwl, tcwl, and tral specifications.
- *21. The last CAS rising edge.
- *22. The first CAS falling edge.





DESCRIPTION


To implement a read operation, a valid address is latched in by the \overline{RAS} and \overline{CAS} and with \overline{WE} set to a High level and \overline{OE} set to a Low level, the output is valid once the memory access time has elapsed. The access time is determined by \overline{RAS} (t_{RAC}), \overline{CAS} (t_{CAC}), \overline{OE} (t_{OEA}) or column addresses (t_{AA}) under the following conditions:

If $t_{RCD} > t_{RCD}$ (max), access time = t_{CAC} .

If $\underline{t_{RAD}} > t_{RAD}$ (max), access time = t_{AA} .


If $\overline{\text{OE}}$ is brought Low after trac, tcac, or tag (whichever occurs later), access time = toea.


However, if either CAS or OE goes High, the output returns to a high-impedance state after toH is satisfied.



DESCRIPTION


A write cycle is similar to a read cycle except WE is set to a Low state and OE is a "H" or "L" signal. A write cycle can be implemented in either of three ways – early write, OE write (delayed write), or read-modify-write. During all write cycles, timing parameters trul, towl and tral must be satisfied. In the early write cycle shown above two satisfied, data on the DQ pin is latched with the falling edge of CAS and written into memory.





DESCRIPTION

The read-modify-write cycle is executed by changing WE from High to Low after the data appears on the DQ pins. In the read-modify-write cycle, OE must be changed from Low to High after the memory access time.




During one cycle is achieved in hyper page mode, the input/output timing apply the same manner as the former cycle.

"H" or "L" level (excluding Address and DQ) "H" or "L" level, "H \rightarrow L" or "L \rightarrow H" transition (Address and DQ)


DESCRIPTION

The hyper page mode of operation permits faster successive memory operations at multiple column locations of the same row address.

This operation is performed by strobing in the row address and maintaining RAS at a Low level during all successive memory cycles in which the row address is latched. The access time is determined by tcac, taa, tcpa, or toea, whichever one is the latest in occurring.



19





During one cycle is achieved in hyper-page mode, the input/output timing apply the same manner as the former cycle.


"H" or "L" level (excluding Address and DQ) "H" or "L" level, "H \rightarrow L" or "L \rightarrow H" transition (Address and DQ)


DESCRIPTION


The hyper page mode of operation permits faster successive memory operations at multiple column locations of the same row address. This operation is performed by strobing in the row address and maintaining RAS at a Low level during all successive memory cycles in which the row address is latched. The access time is determined by tcac, taa, tcpa, or toea, whichever one is the latest in occurring. To obtain a high-impedance state, confirm either of the following conditions, $\overline{\text{OE}}$ set to a High level or $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ set to a High level.














Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 2048 row addresses every 32.8-milliseconds. Three refresh modes are available: RAS-only refresh, CAS-before-RAS refresh, and hidden refresh.

RAS-only refresh is performed by keeping RAS Low and CAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh, DQ pin is kept in a high-impedance state.



CAS-before-RAS refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is held Low for the specified setup time (tcsr) before RAS goes Low, the on-chip refresh control clock generators and refresg address counter are enabled. An internal refresh operation automatically occurs and refresh address counter is internally incremented in preparation for the next CAS-before-RAS refresh operation.





DESCRIPTION


Test Mode;

The purpose of this test mode is to reduce device test time to one sixteenth of that required to test the device conventionally. The test mode function is entered by performing a WE and CAS-before-RAS (WCBR) refresh for the entry cycle. In the test mode, read and write operations are executed in units of sixteenth bits which are selected by the address combination of CAO and CAT. In the write mode, data is written into sixteenth cells simultaneously. But the data must be input from DQ only. In the read mode, the data of sixteenth cells at the selected addresses are read out from DQ and checked in the following manner.

When the sixteenth bits are all "L" or all "H", a "H" level is output. When the sixteenth bits show a combination of "L" and "H", a "L" level is output.

The test mode function is exited by performing a RAS-only refresh or a CAS-before-RAS refresh for the exit cycle. In test mode operation, the following parameters are delayed approximately 10 ns from the specified value in the data sheet.

trc, trwc, trac, tcac, taa, tras, trsh, tcas, tcsh, tral, tcal, trwb, tcwb, tcwb, tryb, trhcp.



DESCRIPTION

A special timing sequence using the CAS-before-RAS refresh counter test cycle provides a convenient method to verify the functionality of CAS-before-RAS refresh circuitry. If, after a CAS-before-RAS refresh cycle CAS makes a transition from High to Low while RAS is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits A₀ through A₁₀ are defined by the on-chip refresh counter.

Column Address: Bits A₀ through A₁₀ are defined by latching levels on A₀ to A₁₀ at the second falling edge of CAS.


The CAS-before-RAS Counter Test procedure is as follows;

- 1) Initialize the internal refresh address counter by using 8 RAS-only refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 2,048 row addresses at the same column address by using normal write cycles.
- 4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using CAS-before-RAS refresh counter test (read-modify-write cycles). Repeat this procedure 2,048 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4) by using normal read cycle for all 2,048 memory locations.
- 6) Reverse test data and repeat procedures 3), 4), and 5).

(At recommended operating conditions unless otherwise noted.)

No.	Parameter	Symbol	MB81V174	05B-50/50L	MB81V174	Unit	
NO.	Parameter		Min.	Max.	Min.	Max.	Ullit
71	Access Time for CAS	t FCAC	_	45	_	50	ns
72	Column Address Hold Time	t FCAH	35	_	35	_	ns
73	CAS to WE Delay Time	t FCWD	63	_	70	_	ns
74	CAS Pulse Width	t FCAS	45	_	50	_	ns
75	RAS Hold Time	t FRSH	45	_	50		ns

Note: Assumes that CAS-before-RAS refresh counter test cycle only.



(At recommended operating conditions unless otherwise noted.)

No.	Parameter	Symbol	MB81V17	405B-50L	MB81V17	Unit	
	Parameter		Min.	Max.	Min.	Max.	Ullit
76	RAS Pulse Width	trass	100	_	100	_	μs
77	RAS Precharge Time	t RPS	84	_	104	_	ns
78	CAS Hold Time	t chs	-50	_	-50	_	ns

DESCRIPTION

Note: Assumes Self Refresh cycle only.

The self refresh cycle provides a refresh operation without external clock and external Address. Self refresh control circuit on chip is operated in the self refresh cycle and refresh operation can be automatically executed using internal refresh address counter.

If CAS goes to "L" before RAS goes to "L" (CBR) and the condition of CAS "L" is kept for term of trass (more than 100 μs), the device can enter the self refresh cycle. Following that, refresh operation is automatically executed at fixed intervals using internal refresh address counter during "RAS=L" and "CAS=L".


Exit from self refresh cycle is performed by toggling RAS and CAS to "H" with specified tons min.. In this time, RAS must be kept "H" with specified tons min.

Using self refresh mode, data can be retained without external TCAS signal during system is in standby.

Restriction for Self Refresh operation;


For self refresh operation, the notice below must be considered.


- In the case that distributed CBR refresh are operated between read/write cycles
 Self Refresh cycles can be executed without special rule if 2,048 cycles of distributed CBR refresh are executed within tree max.
- 2) In the case that burst CBR refresh or distributed/burst RAS only refresh are operated between read/write cycles 2,048 times of burst CBR refresh or 2,048 times of burst RAS only refresh must be executed before and after Self Refresh cycles.



^{*} Read/Write operation can be performed non refresh time within this or time

■ PACKAGE DIMENSIONS





FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka

Nakahara-ku, Kawasaki-shi Kanagawa 211-88, Japan

Tel: (044) 754-3763 Fax: (044) 754-3329

http://www.fujitsu.co.jp/

North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A.

Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center Mon. - Fri.: 7 am - 5 pm (PST)

Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 D-63303 Dreieich-Buchschlag Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

http://www.fujitsu-ede.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD #05-08, 151 Lorong Chuan New Tech Park

Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220

http://www.fmap.com.sg/

F9712

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.